fpga论坛|fpga设计论坛's Archiver
论坛
›
FPGA技术交流
› 啥意思??以前没遇到啊。各位大神,求解答
920628
发表于 2013-7-18 10:03:12
啥意思??以前没遇到啊。各位大神,求解答
Error: D:/developTools/xilinx/14.2/ISE_DS/ISE/verilog/src/simprims/X_LATCHE.v(108): $width( posedge CLK:108104616 ps, :108104729 ps, 364 ps )
PR后仿报这错
啥意思??以前没遇到啊。各位大神,求解答
zhiweiqiang33
发表于 2013-7-18 10:46:20
时序未能够满足
页:
[1]
查看完整版本:
啥意思??以前没遇到啊。各位大神,求解答