¼¯³Éµç·¼¼Êõ·ÖÏí

 ÕÒ»ØÃÜÂë
 ÎÒҪע²á

QQ怬

Ö»ÐèÒ»²½£¬¿ìËÙ¿ªÊ¼

ËÑË÷
²é¿´: 1206|»Ø¸´: 1

»ùÓÚFPGAµÄµç×ÓÇÙÉè¼ÆÓë·ÂÕæ

[¸´ÖÆÁ´½Ó]
wz2113 ·¢±íÓÚ 2013-3-17 21:33:53 | ÏÔʾȫ²¿Â¥²ã |ÔĶÁģʽ
˵ʵ»° Õâ¸öÌâÄ¿ÊÇÎÒ±ÏÒµÉè¼Æ£¬ÎÒ´óÔ¼·Ö¼¸¸öÄ£¿é£¬µ«ÊDz»ÖªµÀ¶Ô²»¶Ô¡£ÓмüÅÌ¿ØÖÆÄ£¿é¡¢·ÖƵģ¿é£¬ÖÐÐÄÄ£¿é£¨²»ÖªµÀÔõô˵£¬´¦ÀíÄ£¿é£¿£©¡¢ÒôƵÊä³öÄ£¿é¡¢ÑïÉùÆ÷Ä£¿é¡£µ«ÊÇÎÒ¿àÓÚ²»»áVerilogHDL£¨VHDL²»ÏëÓã¬ÍøÉ϶¼ÊÇVHDLÅÂ˵ÊÇØâÇÔ¹ýÀ´µÄ£©£¬Èí¼þQ¢òÎÒÒ²»áÓÃmodelsimÎÒÒ²»áµã¡£µ«ÊÇÕæ²»»áVerilog£¬£¬ÓÐûÓÐÈËÄÜ̸ÏÂÄãµÄÄ£¿éÉè¼ÆºÍ³ÌÐò  Ð»Ð»ÁË  ¤¢¤ê¤¬¤È¤¦¤´¤¶¤¤¤Þ¤¹¡£¡£
fpga_feixiang ·¢±íÓÚ 2022-5-31 22:29:01 | ÏÔʾȫ²¿Â¥²ã
666666666666666666666
ÄúÐèÒªµÇ¼ºó²Å¿ÉÒÔ»ØÌû µÇ¼ | ÎÒҪע²á

±¾°æ»ý·Ö¹æÔò

¹Ø±Õ

Õ¾³¤ÍƼöÉÏÒ»Ìõ /1 ÏÂÒ»Ìõ

QQ|СºÚÎÝ|ÊÖ»ú°æ|Archiver|fpgaÂÛ̳|fpgaÉè¼ÆÂÛ̳ ( ¾©ICP±¸20003123ºÅ-1 )

GMT+8, 2025-6-12 19:59 , Processed in 0.083409 second(s), 20 queries .

Powered by Discuz! X3.4

© 2001-2023 Discuz! Team.

¿ìËٻظ´ ·µ»Ø¶¥²¿ ·µ»ØÁбí