839| 0
|
第一个时钟域宽100clk的1bit信号要是想在第二个时钟域里面还要求是100clk,这个怎么办 |
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-8-22 00:41 , Processed in 0.076485 second(s), 20 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.