集成电路技术分享

 找回密码
 我要注册

QQ登录

只需一步,快速开始

搜索
查看: 789|回复: 0

TimeQuest Collections

[复制链接]
王建飞 发表于 2015-9-5 14:10:21 | 显示全部楼层 |阅读模式
The TimeQuest analyzer supports collection application program interfaces (APIs) that provide easy access to ports, pins, cells, or nodes in the design. You can use collection APIs with any valid constraints or tool command language (Tcl) commands specified in the TimeQuest analyzer.

Table 1 describes the collection commands supported by the TimeQuest analyzer.

For more information on collections, refer to the TimeQuest Timing Analyzer chapter or the SDC & TimeQuest API Reference Manual (PDF).
Table 1. Collection Commands

The following example shows various uses of the create_clock and create_generated_clock commands with collection commands.

# Create a simple 10 ns with clock with a 60 % duty cycle
create_clock -period 10 -waveform {0 6} -name clk [get_ports clk]
# The following multicycle applies to all paths ending at registers
# clocked by clk
set_multicycle_path -to [get_clocks clk] 2

本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?我要注册

x
您需要登录后才可以回帖 登录 | 我要注册

本版积分规则

关闭

站长推荐上一条 /1 下一条

QQ|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )

GMT+8, 2025-5-6 11:23 , Processed in 0.057202 second(s), 20 queries .

Powered by Discuz! X3.4

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表