// The following code initializes the Global Set Reset (GSR) and Global Three-State (GTS) nets
// Refer to the Synthesis and Simulation Design Guide for more information on this process
reg GSR;
assign glbl.GSR = GSR;
reg GTS;
assign glbl.GTS = GTS;
initial begin
GSR = 1;
GTS = 0; // GTS is not activated by default
#100; // GSR is set for 100 ns
GSR = 0;
end
// Initialize Inputs
`ifdef auto_init
initial begin
end
`endif
endmodule
这是WARING和ERROR
WARNING: could not create F:/FPGA store/ISE/one4two/test_one4two1.v. Defaulting to boilerplate.
ERRORortability:90 - Command line error: Unexpected argument[14]Usage: vhdtdtfi {-lib <libname> {<vhdfile>}} [-lang vhdl|verilog] [-module