1081| 0
|
为啥用modelsim se对vhdl编程,老是第一行错误,错误提示,error:vlog 13069 |
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-6-19 13:41 , Processed in 0.061723 second(s), 20 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.