|
1327| 1
|
如果pll分频出非整数倍的时钟,他们之间相位关系一直变,这种情况是同步逻辑吗? |
| ||
/1
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-12-1 20:51 , Processed in 0.063284 second(s), 20 queries .
Powered by Discuz! X3.4
Copyright © 2001-2023, Tencent Cloud.