The Ethernet IP Core(verilog hdl)

老怪甲 · 发表于 2010-5-24 08:56:58

The Ethernet IP Core(verilog hdl)

The Ethernet IP CoreSample Text is a MAC (Media Access Controller). It connects to the
Ethernet PHY chip on one side and to the WISHBONE SoC bus on the other.
The core has been designed to offer as much flexibility as possible to all kinds of
applications.

xieming0502 · 发表于 2010-6-8 13:25:56

The Ethernet IP Core(verilog hdl)
The Ethernet IP Core(verilog hdl)

The Ethernet IP CoreSample Text is a MAC (Media Access Controller). It connects to the
Ethernet PHY chip on one side and to the WISHBONE SoC bus on the other.
The core has been designed to offer as much flexibility as possible to all kinds of
applications.

fpga_feixiang · 发表于 2021-9-12 18:19:15

66666666666666666666

		自动登录	找回密码
密码			我要注册

The Ethernet IP Core(verilog hdl)

本帖子中包含更多资源

站长推荐 /1