集成电路技术分享

 找回密码
 我要注册

QQ登录

只需一步,快速开始

搜索
查看: 5632|回复: 0

这是什么原因

[复制链接]
haosuger 发表于 2012-3-7 14:39:21 | 显示全部楼层 |阅读模式
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file Vhdl1.vhd is missing
Error (12007): Top-level design entity "vhdl" is undefined
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings
        Error: Peak virtual memory: 264 megabytes
        Error: Processing ended: Wed Mar 07 14:27:47 2012
        Error: Elapsed time: 00:00:05
        Error: Total CPU time (on all processors): 00:00:03
您需要登录后才可以回帖 登录 | 我要注册

本版积分规则

关闭

站长推荐上一条 /1 下一条

QQ|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )

GMT+8, 2025-6-25 12:58 , Processed in 0.060891 second(s), 21 queries .

Powered by Discuz! X3.4

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表