5342| 11
|
在xilinx Webpack4.1中怎样把verilog代码转化为原理图? |
相关帖子 |
|
| ||
| ||
| ||
| ||
| ||
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-8-20 16:39 , Processed in 0.277808 second(s), 24 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.