6397| 14
|
quartusII 中用Verilog写了几个很简单的模块但在编译时总出现这样的warning: |
| ||
| ||
| ||
| ||
| ||
|小黑屋|手机版|Archiver|集成电路技术分享 ( 京ICP备20003123号-1 )
GMT+8, 2024-5-1 02:18 , Processed in 0.070158 second(s), 19 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.