30330| 24
|
在VHDL语言里面时钟的上升沿是clk'event and clk='1',那下降沿又是怎么表示的呢? |
| ||
| ||
| ||
| ||
| ||
| ||
| ||
| ||
|小黑屋|手机版|Archiver|集成电路技术分享 ( 京ICP备20003123号-1 )
GMT+8, 2024-5-18 01:12 , Processed in 0.079483 second(s), 19 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.