|
992| 1
|
FPGA倍频之后的时钟接DDR控制器的时钟输入,怎么DDR的数据就不粗来了呢 |
| ||
/1
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-12-2 07:36 , Processed in 0.102476 second(s), 20 queries .
Powered by Discuz! X3.4
Copyright © 2001-2023, Tencent Cloud.