集成电路技术分享

 找回密码
 我要注册

QQ登录

只需一步,快速开始

搜索
查看: 769|回复: 0

Set Clock Groups Dialog Box (set_clock_groups)

[复制链接]
Esmiamor 发表于 2016-1-20 22:02:17 | 显示全部楼层 |阅读模式
You access this dialog box by clicking Set Clock Groups on the Constraints menu in the TimeQuest Timing Analyzer.
Allows you to specify which clocks in the design are unrelated.

The TimeQuest analyzer analyzes all clocks in a design as related, by default. The Set Clock Groups dialog box (and the set_clock_groups SDC command) allows you to specify unrelated clocks by creating smaller groups of related clocks.

Asynchronous clocks (-asynchronous) are completely unrelated: they have different ideal clock sources. Exclusive clocks (-exclusive) are not active at the same time, such as multiplexed clocks. The TimeQuest analyzer treats both types of clocks as if they were the same.

Specifying settings in this dialog box is equivalent to setting the set_false_path command for paths from each clock domain in every group to each clock domain in every other group. Specifying a single -group option results in the TimeQuest analyzer cutting this group of clocks from all other clocks in the design, including clocks that you might define in the future.

The following sections provide more information about specifying options for this constraint:

Group 1 (-group):
Allows you to specify the clocks to which the constraint applies. You can use the Name Finder (...) and the get_clocks option to build a collection Definition of clocks. Clocks specified in this group are cut from the clocks specified in the Group 2 box.

Group 2 (-group):
Allows you to specify the clocks to which the constraint applies. You can use the Name Finder (...) and the get_clocks option to build a collection Definition of clocks. Clocks specified in this group are cut from the clocks specified in the Group 1 box. If you leave this setting blank, then the clocks in the Group 1 box are cut from every other clock.

Related reference
您需要登录后才可以回帖 登录 | 我要注册

本版积分规则

关闭

站长推荐上一条 /1 下一条

QQ|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )

GMT+8, 2025-5-6 14:31 , Processed in 0.066354 second(s), 19 queries .

Powered by Discuz! X3.4

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表