20360| 10
|
飞利浦-大唐笔试题 用verilog/vhdl写一个fifo控制器(包括空,满,半满信号) |
| ||
相关帖子 |
||
| ||
| ||
| ||
| ||
|小黑屋|手机版|Archiver|集成电路技术分享 ( 京ICP备20003123号-1 )
GMT+8, 2024-5-6 15:54 , Processed in 0.081761 second(s), 24 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.